Systolic array computation can be done by the arrangement of multi processors in an array which enables the data to follows synchronously across the array and between neighbor processor which speeded up the computation comparing with single processor computation. A sinusoidal sequence is generated in a considerably shorter time by using a fully pipelined systolic array.
INTRODUCTION
Systolic array is a group of processors arranged in an array where data follows across the array synchronously, usually with different data flowing in different directions. At each step, each processor takes in data from one or more neighbors (e.g. North and west), processes it and outputs the result in the next step in the opposite direction (e.g. south and east), Figure (1) shows the two dimensional of processor elements (PE) systolic array structure. [1, 2] In systolic computing, FPGAs can be used as dedicated computers in order to achieve certain computations at very high frequencies. In recent years, FPGAs have been considerably improved the speed, density, and functionality, which makes them ideal for system-on-a-programmable-chip (SOPC) designs for a wide range of applications. Instead of costly multicore Digital Signal Processing (DSP) systems, designers can promote from high density and high performance FPGAs. [2, 3] In this work, an effective implementing method of a systolic array for truncated sine series is implemented using FPGA.
For efficient implementation and maximum speed-up, minimum logic elements of FPGA Kit was used, i.e. the systolic array of truncated sine series is implemented in an enhanced method using FPGA in order to speed up the processing with using minimum logic elements. This paper is organized as follows: section 2 presents the description of the design of a systolic array for truncated sine series. In section 3, the implementation purpose is described; in section 4 the FPGA and VHDL implementation of systolic array is described. Section 5 present results and discussion and finally conclusions are presented in section 6.
SYSTOLIC ARRAY FOR TRUNCATED SINE SERIES
The series for sin x can be shown to be
The dependence graph for the computation of sin x is shown in Figure ( 2), the figure illustrate the operations assigned to a vertex of the dependence graph. The number of terms in the truncated series is taken to be three.
The parameters used to calculate the truncated sine series used in the programmable systolic array are: x, sum, a i , f i , p i , and u i , initially in the first PE: sum=0, a i = f i = p i =1, and u i =-1. The processing that performed by the PEs are shown in the following equations:
Where x', sum', a o , f o , p o , u o are the outputs of the PEs. 
IMPLEMENTATION PURPOSE
Since VHDL finds many application due to its very high speed integrated circuit. The VHDL program can be loaded into the chip and can be used by tool user. Also this language can be used to define complex electronic systems. [1] And because of the flexible methodologies provided by VHDL, this implementation is done by using VHDL.
The point of this implementation is to resolve a wide scale of computational problems by designing and implementing the systolic array architecture on FPGA.
Properties of this implementation are:
1. Both hardware and software flexibility (i.e. FPGA technology).
2. Parallelism (i.e. systolic array architecture).
3. Scalability in the designed architecture.
4. Fully pipelined architecture.
FPGA AND VHDL IMPLEMENTATION OF THE SYSTOLIC SINE ARRAY
The environment for the programming implementation circuit is based on VHDL. This implementation fully pipelined systolic array to generate sine series is based on Altera Cyclone III DE0 board. The implementation is modeled based on the using of minimum logic elements in order to speed up the processing and provide more flexibility of the design; this is done by design a single PE and divides it into three virtual PE. Each PE is perform its processes pipelining depends on clock event. Figure (4) shows the FPGA implementation model.
PE entity is designed with two ports only: clock port and sum port, in order to decrease the I/o processing, other data (i.e. x, a i , . . . etc) is designs as a signal which allows these data to follows internally and locally.
Clock signal is driven from the external FPGA clock quartos with 50 MHZ which provide a clock pulse with 20 nsec. 
RESULTS AND DISCUSSIONS
The performance analysis of this implementation can be stated with the following parameters:
1. Each sin x is done after 3 clock cycles, and each clock cycle is 20 nsec thus, each sine series is completed after 60 nsec. All the sine series are obtained after (number of required sine series+ 3 (number of designed PEs) ; thus, if four sine series required to be obtained systolically (i.e. sin x1, sin x2, sin x3, sin x4) then, last sine series (i.e. sin x4) is obtained after 7 nsec which means after 140 nsec.
2. Logic elements used in this implementation are minimized to zero, because the elements used in this design are mathematical operation as described in [3] .
3. Just three pins are used: one for the clock, other one for the output x which is equal to the input x (see eq.
2), and the last one is assigned to the output sum which perform the result of sin x. 
CONCLUSION
The design of fully pipelined systolic array for the sine series working with frequency of 50 MHZ and the design was optimized using structural style compared with behavioral style. The designed circuit has been implemented on FPGA and simulated using Quartus II web edition software version
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Sine Systolic Array Entity 9. Again, using Altera DE0 cyclone III board. By implementing such designs in VHDL on easily understands the behavior of designing aspects effectively. If this prototype is implemented in real time then there will be n number of advantages benefited to the mankind.
